ASIC Implementation of Live Arc Fault SSTDR Tester
نویسندگان
چکیده
Arc Fault Circuit Breaker (AFCB) technology promises to minimize the destruction of wiring elements in aircraft caused by potentially dangerous arcing events. While AFCB technology can enhance aircraft wiring protection, it creates significant difficulties for the aircraft maintainer who must find the barely visible arc-traces and repair the causes of these arc fault events. Intermittent faults are very difficult to find using traditional fault location methods as they tend to hide by having the wiring system become fullyoperational, usually when the maintainer is trying to locate the faults. What is needed is a set of tiny instruments that can be built into the critical electrical systems throughout the aircraft that can detect and locate arc-faults and intermittent problems on live wires. LiveWire Test Labs, Inc., in conjunction with the US Air Force, US Navy, Sensata Technologies, and Minnesota Defense is developing an Application Specific Integrated Circuit (ASIC) with embedded Spread Spectrum Time Domain Reflectometry (SSTDR) technology for the detection and location of faults in complex electrical wiring systems. The SSTDR technology is capable of monitoring powered wiring systems arcs and intermittent shorts without interfering with either power transmission or communication signals. It can detect arcs on live wires that last 250 microseconds or more by continuously monitoring the test wire (most arc events last about 500 microseconds). Signals from an AFCB will detect the arc fault and trigger the SSTDR ASIC to capture the event live for future analysis. The projected power usage for the new SSTDR fault detection system is approximately 350 milliwatts. Faults can typically be located to +/-1.5 feet over 100 feet of wire/cable, but the system may be adjusted to optimize these distances. Preliminary test data on the prototype Wiring In-Line Maintenance Aid (WILMA) will be presented on intermittent fault data on live and un-powered wires. The new ASIC is designed to fit into an 8mm x 8mm package. This implementation allows a complete instrumentation system to be constructed in a footprint smaller than a quarter. The size and weight of this instrumentation allows many such devices to be placed throughout the aircraft with minimal impact with respect to size and weight. The ASIC is expected to generate a new series of chip based instrumentation products that promise more accuracy and reliability at a very cost effective price. This new SSTDR ASIC, in conjunction with WILMA and the AFCB, should bring major benefits to aviation by reducing wiring based accidents, reducing maintenance time, and at the same time reducing the cost of maintaining aircraft. 1 LiveWire Test Labs, Inc., 5330 S 900 E, Suite 150, Salt Lake City, UT 84117 2 Univ. of Utah Dept. of Electrical and Computer Engineering, 50 S Campus Drive, Salt Lake City, UT 84112 3 Sensata Technologies, 529 Pleasant St., MS B-53, Attleboro, MA 02703 4 Minnesota Defense/Minnesota Wire & Cable, 1835 Energy Park Drive, St Paul, MN 55108 Dr. Paul Smith, Dr. Paul Kuhn, Michael Diamond, Dr. Cynthia FurseSrini C. Sekar, Lynn Edmunds, Tom Kukowski, “ASIC Implementation of Live Arc Fault SSTDR Tester,” Joint FAA/DOD/NASA Conference on Aging Aircraft, www.agingaircraft2008.com, April 21‐24, 2008, Phoenix, Arizona Page 2 of 11
منابع مشابه
Experimental Study of Scan Based Transition Fault Testing Techniques
The presence of delay-inducing defects is causing increasing concern in the semiconductor industry today. To test for such delay-inducing defects, scan-based transition fault testing techniques are being implemented. There exist organized techniques to generate test patterns for the transition fault model and the two popular methods being used are Broad-side delay test (Launch-from-capture) and...
متن کاملDelay Fault Model Evaluation Using Tester Response Data
Most chip producers perform delay testing to detect chips that are affected by defects that adversely affect timing. Several delay fault models have been introduced to guide delay test generation. But similar to static (i.e., slow speed) testing, there is always the question of which fault models are best for ensuring quality. MEasuring Test Effectiveness Regionally (METER) is an approach for e...
متن کاملConfigurable Fault-Tolerance for a Configurable VLIW Processor
This paper presents the design and implementation of configurable fault-tolerance techniques for a configurable VLIW processor. The processor can be configured for 2, 4, or 8 issue-slots with different types of execution functional units (FUs), and its instruction set architecture (ISA) is based on the VEX ISA. Separate techniques are employed to protect different modules of the processor from ...
متن کاملLow Power Analog Correlator for Spread Spectrum Time Domain Reflectometry
Analog correlation is an important analog signal processing function. A new analog correlator circuit for implementing Spread Spectrum Time Domain Reflectometry (SSTDR) technique is proposed. SSTDR technique, makes locating intermittent faults possible, by continuously testing live wiring networks. The proposed correlator circuit is more linear by almost an order of magnitude and consumes half ...
متن کاملModular approach for an ASIC integration of electrical drive controls
VLSI circuits design allows today to consider new modes of implementation for electrical controls. However, design techniques require an adaptation effort that few designers, too accustomed to the software approach, provide. The authors of this article propose to develop a methodology to guide the electrical designers towards optimal performances of control algorithms implementation. Thus, they...
متن کامل